We combine PEDOT:PSS as hole-selective layer on c-Si with a well-passivating electron-selective a-Si:H(n) layer in an alternative type of silicon heterojunction solar cell. As the interface between the PEDOT:PSS and the c-Si substrate plays a crucial role in the cell performance, we examine the impact of an interfacial SiO x tunneling layer between the c-Si substrate and the PEDOT:PSS in detail. We find that a natural SiO x layer grown within a couple of minutes leads to low J 0 values ranging between (80 -130) fA/cm 2 , allowing for V oc values of ~690 mV. Implementation of this PEDOT:PSS/SiO x /c-Si junctions into solar cells with phosphorus-diffused n + front results in low series resistance values of only 0.6 cm² and good fill factors >80% leading to efficiencies >20%. We then implement the PEDOT:PSS/SiO x /c-Si junction to the back of heterojunction cells with an a-Si:H(n)/ITO front, in order to demonstrate the feasibility of this novel cell concept, which has a higher V oc potential compared to cells with a conventionally processed front side. The cell efficiencies of the first batch reach 15.2%. This relatively moderate efficiency of the first cell batch is due to technological issues with the screen-printed front metallization grid, leading to poor fill factors of only 71%, whereas the V oc values of this first batch were already above 650 mV.
Introduction
Heterojunction solar cells combining c-Si technology with the hole-conducting polymer poly (3,4-ethylenedioxythiophene) :poly(styrenesulfonate) [PEDOT:PSS] have been introduced only recently into photovoltaics [1, 2, 3, 4, 5, 6, 7] . As we have demonstrated [5] [6] [7] , the PEDOT:PSS/c-Si interface shows excellent passivation properties, if the interface between PEDOT:PSS and c-Si is properly prepared. The optimal interface Available online at www.sciencedirect.com preparation led us recently to solar cell efficiencies of up to 20.6%. However, so far we have not revealed the details of our optimized interface preparation. These details will be revealed in this contribution. In addition, we present a novel type of heterojunction solar cell combining PEDOT:PSS with the a-Si:H/c-Si technology. Due to the low J 0 values of both implemented junctions, this cell type should have a strongly increased V oc potential compared to previous cells with PEDOT:PSS/c-Si junction. We present here results of our first cell batch.
Optimization of PEDOT:PSS/c-Si interface
For the passivation optimization we use transient photoconductance decay (PCD) measurements on lifetime samples, as schematically shown in the inset of Fig. 1 , and extract the saturation current densities (J 0 ) according to Ref. 8 . We use 300 μm thick p-type float-zone (FZ) silicon wafers with a resistivity of ~150 cm to assure J 0 determination under high injection level conditions. After an RCA cleaning, we deposit a 100 nm thick wellpassivating SiN x layer by means of plasma-enhanced chemical vapor deposition (PECVD) onto one side of the wafer.
After the SiN x deposition, we apply different treatments to the other side of the wafer prior to the subsequent deposition of the PEDOT:PSS dispersion (Heraeus, Germany) using spin-coating and annealing at 130°C in ambient air. The spin-coating is performed with 500 revolutions per minute (rpm) for 10 seconds and subsequently 1000 rpm for 30 seconds, leading to a film thickness of approximately 100 nm. A first set of samples is (i) coated with PEDOT:PSS directly after the SiN x deposition without any further pre-treatment. For the next three sets of samples the wafers were HF-dipped (1%, 1 minute) and stored in ambient air for (ii) 10 minutes, (iii) 20 hours, and (iv) 30 days prior to the PEDOT:PSS deposition, respectively. Furthermore, we examine the following additional tunneling layers: (v) a chemically grown SiO x by omitting the final HF dip in the RCA cleaning sequence, (vi) an O 2 -plasma treatment of the silicon wafer surface, and (vii) a thermally grown (500°C, 15 min) SiO x . In order to determine the contact resistance R c of the PEDOT:PSS/SiO x /c-Si interface we apply the method according to Ref. 9, using 4-point-probe (4PP) test samples as schematically shown in the inset of Fig. 2 . We use 300 μm thick p-type FZ silicon wafers with a resistivity of 1.5 cm. After an RCA cleaning and HF dip (1%, 1 minute) we deposit PEDOT:PSS onto one side of the wafers after (i) 10 minutes, (ii) 24 hours, and (iii) 4 days storage in ambient air. We then measure the sheet resistance R sheet with a 4PP setup (RT-70/RG-7A, Napson Corporation) on the uncoated side of the wafer. The measured R sheet values are shown as green symbols in Fig. 2 . The error bars represent the standard deviation of four measurements on the same sample.
Additionally, the 4PP sheet resistance is simulated in dependence over a broad range of interface contact resistances using Sentaurus device [10] . The simulation results are shown as red lines in Fig. 2 for typical sheet resistances of our PEDOT:PSS layers, which are in the range of (100-110)
. Comparing the measured with the simulated R sheet values, we determine contact resistances R c of (0.49 ± 0.21) cm², (0.82 ± 0.27) cm² and (3.3 ± 0.4) cm² for the 10 minutes, 24 hours and 4 days stored samples, respectively. It becomes obvious that the contact resistance between the silicon wafer and the PEDOT:PSS layer increases with an extended native SiO x formation time in air. Consequently, for achieving a low series resistance the formation time of a native SiO x has to be chosen as short as possible. 
Solar cell results
On the basis of our J 0 and R c results we first fabricate solar cells with phosphorus-diffused front surface and evaporated contacts featuring two different pre-treatments of the silicon surface prior to the PEDOT:PSS coating (see inset of Fig. 3) . Details of the solar cell process can be found in Ref. 11 . After finishing the conventionally processed front side of the solar cells, all samples were dipped in a 1% HF solution for 1 minute. After this HF dip, some samples were processed within 10 minutes ('thin' native SiO x ) while other samples were kept in air for 48 hours ('thick' native SiO x ). Subsequently, the PEDOT:PSS layer was deposited by spin-coating on the entire rear at 500 revolutions per minute (rpm) for 10 seconds and subsequently 1000 rpm for 30 seconds. The samples were then annealed on a hotplate in air at 130°C for 15 minutes for drying and to remove residual solvents. Finally, the entire rear surface is metalized with silver by means of evaporation. Table 1 and Fig. 3 show the solar cell performances of the two best cells with a 'thin' native SiO x (red triangles) and a 'thick' native SiO x (blue squares) tunneling layer, respectively. The J sc and V oc values of the two solar cells in Fig. 3 are almost identical. However, we observe a large deviation in the fill factors FF. The FF of the solar cell with 'thick' SiO x shows a drastically increased series resistance R s of 2.15 cm 2 , leading to a low FF of only 73.1% compared to 80.6% and an R s of 0.5 cm 2 for the cell featuring the 'thin' SiO x tunneling layer. The R s values are determined using the double-light method according to Ref. 12 . This result correlates well with the R c values measured on our test structures. We hence conclude that a too thick SiO x interface layer hampers the transport of holes from the c-Si wafer into the hole-conducting PEDOT:PSS layer and in order to achieve high efficiencies a sufficiently thin SiO x interface layer has to be chosen to obtain low contact resistances between PEDOT:PSS and cSi. However, since the V oc of these solar cells is limited by the conventionally processed front side, we propose here a novel cell design: An attractive alternative is the combination of the PEDOT:PSS hole-selective layer with the aSi:H(i/n) electron-selective layer, which is well known for its outstanding V oc potential [13] . A schematic cross section of such a solar cell is shown in the inset of Fig. 4 . Here, the electron collector is realized at the cell front by n-type a-Si:H with an interfacial intrinsic a-Si:H layer to achieve excellent interface passivation (V oc potential > 730 mV [14] ). The front side is then coated with a sputtered ITO layer and contacted by a screen-printed lowtemperature silver paste. Note that it is also possible to achieve quite high V oc values with an a-Si:H(n) layer without interfacial a-Si:H(i) layer, which is not the case for a-Si:H(p). Hence, it is a further simplified option to combine a single-layer a-Si:H(n) electron-selective contact with PEDOT:PSS as hole-selective contact, which would only require one single PECVD process step. The performance of a representative solar cell of our first batch of PEDOT:PSS/c-Si/a-Si:H(n)/ITO cells is shown in Fig. 4 . Although the cell performance is far below optimal, this is a clear proof of principle. However, the full potential of this cell type could not be exploited in our first batch due to a non-optimal front side preparation (too thick a-Si:H and ITO layers limit J sc , front screen-printed contact limits R s , poor a-Si passivation limits V oc ). 
Summary
We have presented a detailed study of the c-Si surface preparation prior to the PEDOT:PSS deposition. We have shown that native oxides grown in ambient air after an HF dip provide low saturation current density values. We achieved the lowest J 0 value of only ~50 fA/cm² for an oxide grown within 30 days. However, the lowest contact resistivity R c of (0.49 ± 0.21) cm² was found for an oxide grown in only 10 minutes, still providing J 0 values of (80 -130) fA/cm², allowing for a V oc > 690 mV. We have suggested an attractive novel heterojunction cell structure comprising a hole-selective PEDOT:PSS layer and an electron-selective a-Si:H(n) layer on a c-Si substrate to exploit the full V oc potential of the PEDOT:PSS/c-Si heterojunction. Our first cell batch demonstrated the feasibility of this cell type, however, the achieved maximum cell efficiency was limited by technological restrictions of the front junction.
